

High bandwidth, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers

Operational amplifiers α RD2520 delivering an unsurpassed combination of specifications for slew rate, bandwidth and settling time. These amplifiers are controlled at close loop gains greater than 3 without external compensation. In addition, these high performance components also provide low offset current and high input impedance.

100 V/ μ s slew rate and 200 ns (0.1 %) settling time of these amplifiers make them ideal components for pulse amplification and data acquisition designs. These devices are valuable components for RF and video circuitry requiring up to 20 MHz gain bandwidth and 2 MHz power bandwidth. For accurate signal conditioning designs the α RD2520's superior dynamic specifications are complemented by 25nA offset current, 50M Ω input impedance and offset trim capability.

These amplifiers have been developed and certified as HiRel and high RadHard components for aerospace and defense equipment.

Ordering information

Part	Mark.	Temp., °C	Package	Package drawing
α RD2520/C5B	2520	-60 to +125	8-lead metal can	SH-8
α RD2522/C5B	2522			

Notes:

1. This Pb-free hermetic packaged products employ 100% Au plate, which is RoHS.

Features

- High slew rate. 100 V/ μ s
- Fast Settling 500 ns
- Full Power Bandwidth. 2 MHz
- Gain Bandwidth. 20 MHz
- High Input Impedance. 50 M Ω
- Low Offset Current. 25 nA
- High RadHard. 10⁵ rad
- Compensation Pin for Unity Gain Capability
- Balance pins
- RoHS Compliant

Applications

- Data Acquisition Systems
- RF Amplifiers
- Video Amplifiers
- Signal Generators
- Pulse Amplification

Pinout

8-lead metal can
Top View




Figure 1. Package pinout

Absolute Maximum Ratings

Supply Voltage (Between V+ and V-Terminals) ..36 V
 Differential Input Voltages..... 10 V
 Common Mode Input Voltage (note 3) 10 V
 Output Current..... 10 mA
 Total Power (from -60 °C to 108 °C) 350 mW
 Total Power (above 108°C) – see fig.20
 Short circuit at the output 10 s

Notes:

2. While of the same time of above mentioned supply voltage and output current not more 1 h
3. Common mode Input Voltage is determined in accordance with fig.11

Operation Condition

Temperature range -60 °C to +125 °C
 Operating Supply Voltage ± 15 V ±10 %
 $R_L \geq 2 \text{ k}\Omega$

Thermal Information

Thermal Resistance (typical)
 $\theta_{JA} = 170 \text{ }^\circ\text{C/W}$ (note 4)
 $\theta_{JC} = 85 \text{ }^\circ\text{C/W}$ (note 5)
 Maximum junction temperature +170 °C
 Lead temperature (soldering 3 s) 350 °C

Notes:

4. θ_{JA} is measured with component on an evaluation PC board in free air
5. For θ_{JC} “case temp” location is the center of metal can

Electrical Specifications

$V_{SUPPLY} = \pm 15 \text{ V} \pm 10 \%$

Parameter	Temp., °C	αRD2520/C5B			αRD2522/C5B			Units
		Min (note 6)	Typ	Max (note 6)	Min (note 6)	Typ	Max (note 6)	
<i>Input Characteristics</i>								
Offset Voltage (note 8)	25	-	4.0	9	-	4.0	9	mV
	+125	-	5.3	12	-	5.3	12	
	-60	-	5.3	12	-	5.3	12	
Offset Voltage Drift (note 8)	-60 to 25	-	13	30	-	13	50	μV/°C
	25 to +125	-	13	30	-	13	30	
Average bias current (note 8)	25	-	100	225	-	125	300	nA
	+125	-	175	450	-	270	600	
	-60	-	175	450	-	270	600	
Offset Current (note 8)	25	-	14	30	-	22	50	nA
	+125	-	24	60	-	45	100	
	-60	-	24	60	-	45	100	
Offset Current Drift (note 8)	-60 to 25	-	225	500	-	225	1000	pA/°C
	25 to +125	-	225	500	-	225	500	
Maximum Common Mode Voltage (note 9)	25	+10	-	-	+10	-	-	V
	+125	+10	-	-	+10	-	-	
	-60	+10	-	-	+10	-	-	
Minimum Common Mode Voltage (note 9)	25	-	-	-10	-	-	-10	V
	+125	-	-	-10	-	-	-10	
	-60	-	-	-10	-	-	-10	
Input Resistance (note 7)	25	-	50	-	-	50	-	MΩ

Parameter	Temp., °C	αRD2520/C5B			αRD2522/C5B			Units
		Min (note 6)	Typ	Max (note 6)	Min (note 6)	Typ	Max (note 6)	
<i>Transfer characteristics</i>								
Large Signal Voltage Gain (note 9, 14)	25	8	11.8	-	7.5	10	-	kV/V
	+125	7	9.1	-	5.5	7.1	-	
	-60	7	9.1	-	5.5	7.1	-	
Common Mode Rejection Ratio (note 8)	25	82	88	-	82	88	-	dB
	+125	80	88	-	80	88	-	
	-60	80	88	-	80	88	-	
Gain Bandwidth (note 7, 15)	25	10	20	-	10	20	-	MHz
Minimum Stable Gain	25	3	-	-	3	-	-	V/V
<i>Output Characteristics</i>								
Maximum Output Voltage (note 9)	25	9.5	12	-	9.5	12	-	V
	+125	9	10.5	-	9.0	10.5	-	
	-60	9	10.5	-	9.0	10.5	-	
Minimum Output Voltage (note 9)	25	-	-12	-9.5	-	-12	-9.5	V
	+125	-	-10.5	-9	-	-10.5	-9	
	-60	-	-10.5	-9	-	-10.5	-9	
Output Current (note 13)	25	10	12.5	-	10	12.4	-	mA
Full Power Bandwidth (note 13, 16)	25	1.5	2.0	-	1.5	2.0	-	MHz
<i>Transient Response</i>								
Rise Time (note 9, 10, 11, 17)	25	-	25	50	-	25	50	ns
Overshoot (note 9, 10, 17)	25	-	10	25	-	10	25	%
Slew rate (note 9, 10, 12, 19)	25	80	100	-	70	100	-	V/μs
Settling Time (note 8, 18)	25	-	200	-	-	200	-	ns
<i>Power Supply Characteristics</i>								
Supply Current	25	-	6.0	7.0	-	6.0	7.0	mA
	+125	-	6.5	7.5	-	6.5	7.5	
	-60	-	6.5	7.5	-	6.5	7.5	
Power Supply Rejection Ratio (note 11)	25	80	90	-	74	90	-	dB
	+125	80	90	-	74	90	-	
	-60	80	90	-	74	90	-	

Notes:

6. Parameters with Max and Min limits are 100 % tested.
7. Parameter is controlled via design or process parameters and is not directly tested at final production. This parameter is lab characterized upon initial design release, or upon design changes. This parameter is guaranteed by characterization based upon data from multiple production runs which reflect lot to lot and within lot variation.
8. $R_L = 10\text{ k}\Omega$
9. $R_L = 2\text{ k}\Omega$
10. $C_L = 50\text{ pF}$
11. $V_{OUT} = \pm 200\text{ mV}$
12. $V_{OUT} = \pm 5\text{ V}$
13. $V_{OUT} = \pm 10\text{ V}$
14. $V_{CM} = \pm 10\text{ V}$
15. $A_V \geq 10$
16. Full Power Bandwidth guaranteed based on slew rate measurement using

$$FPBW = \text{Slew Rate} / 2\pi V_{OUT\text{ MAX}}$$
17. See figure 3 and 4
18. See figure 2 and 5
19. See figure 2 and 4

Test Circuits and Waveforms

Test Circuits and Waveforms




Figure 2. Slew rate and settling time




Figure 3. Transient response




Figure 4. Slew rate and transient response test circuit




Figure 5. Settling time test circuit




Figure 6. Suggested offset voltage adjustment and compensation hook-up

Schematic Diagram




Figure 7. αRD2520, αRD2522 schematic diagram

Typical Application

Inverting Unity Gain Circuit

Figure 8 shows a Compensation Circuit for an inverting unity gain amplifier. The circuit was tested for functionality with supply voltages from ± 5 V to ± 15 V, and the performance as tested was: Slew Rate ≈ 100 V/ μ s; Bandwidth ≈ 7 MHz; and Settling Time (0.1%) ≈ 500 ns. Figure 9 illustrates the amplifier's frequency response, and it is important to note that capacitance at pin 8 must be minimized for maximum bandwidth.




Figure 8. Inverting unity gain circuit




Figure 9. Frequency response for inverting unity gain circuit

Typical Performance Curve




Figure 10. Offset voltage vs temperature




Figure 11. Bias current vs temperature




Figure 12. Offset current vs temperature




Figure 13. Open loop gain vs temperature




Figure 14. Maximum and minimum output voltage vs supply voltage




Figure 15. Supply current vs supply voltage




Figure 16. Normalized settling time vs supply voltage




Figure 17. . Normalized slew rate and bandwidth vs supply voltage




Figure 18. Frequency response




Figure 19. Output voltage swing vs frequency




Figure 20. Open loop frequency response for various capacitor values on the comp pin

Die Characteristics

Die dimensions:

1.8x1.7± 0.1 mm,

71x67 ± 4 mils.

Wafer thickness 0.46± 0.02 mm,

18 ± 1 mils.

Metallization:

type: Al, 1% Si, thickness: 1.4 ± 0.1 μm

Glassivation:

type: Phosphosilicate glass (PSG)

PSG thickness 1.2 ± 0.2 μm.

Worst case current density:

8·10⁴ A/cm².

Substrate potential(Powered Up):

Unbiased.

Transistor count:

30.

Process:

Bipolar epitaxial.

Metallization Mask layout





Figure 21. Metallization layout

Metal Can Package



SF-8
8-lead metal can package

Symbol	Millimeters		Inches		Note
	MIN	MAX	MIN	MAX	
A	6.00	6.22	0.236	0.244	-
Øb	0.41	0.48	0.016	0.019	13
Øb1	0.41	0.53	0.016	0.021	13
Øb2	0.41	0.61	0.016	0.024	-
ØD	9.09	9.19	0.335	0.375	-
ØD1	8.23	8.43	0.305	0.335	-
Øe	0.200		5.08		-
e1	0.100		2.54		-
F	0.33	0.43	0.013	0.017	-
k	0.69	0.86	0.027	0.034	-
k1	0.69	1.14	0.027	0.045	14
L	13.0	14.0	0.512	0.552	13
L1	-	1.27	-	0.05	13
L2	6.35	6.85	0.250	0.270	13
Q	0.5	-	0.02	-	-
α	45°		45°		15
β	45°		45°		15
N	8		8		16

Notes:

20. (All leads) Øb applies between L1 and L2. Øb1 applies between L2 and 0.500 from the reference plane. Diameter is uncontrolled in L1 and beyond 0.500 from the reference plane.
21. Measured from maximum diameter of the product.
22. α is the basic spacing from the centerline of the tab to terminal 1 and β is the basic spacing of each lead or lead position (N - 1 places) from a, looking at the bottom of the package.
23. N is the maximum number of terminal positions.
24. Controlling dimension: millimeter.

Figure 22. Package

All RD ALFA Microelectronics semiconductor products are manufactured, assembled and tested under ISO9001 quality systems certification.

RD ALFA Microelectronics products are sold by description only. RD ALFA Microelectronics reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by RD ALFA Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by RD ALFA Microelectronics or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RD ALFA Microelectronics or its subsidiaries.

For information regarding RD ALFA Microelectronics and its products, see web site <http://www.rdalfa.eu>.